(Time: 3 Hours) Total Marks: 80

Note: 1) Question No.1 is compulsory.

- 2) Attempt any three questions from remaining five questions.
- 3) Assume suitable data if necessary.
- 4) Figures to the right indicate full marks.

Q.1)	Explain	in	brief
(-)			

Z.1)			D. 17.72
	a)	Data logger	5M
	b)	Proportional controller	5M
	c) d)	Pneumatic logic gates DP transmitter	5M 5M
Q.2)	a)	Give the classification of compressors. Explain any two rotary compressors with diagram.	10M
	b)	Explain flapper nozzle system. Explain any two applications of flapper nozzle system for industrial use.	10M
Q.3)	a)	What are the different types of contol valve actuators? Explain the working of an elecro-mechanical actuator.	10M
	b)	What are the different types of hydraulic pumps? Explain with neat sketch.	10M
Q.4)	a)	What is the necessity of controller tuning? Explain different methods of controller tuning with required sketches.	10M
	b)	Explain the detail construction cylinder with its dynamics.	10M
Q.5)	a)	Draw the diagram of telemetry and explain the working in detail.	10M
	b)	Explain compressed air receiver unit. What are the different control strategies for air receiver unit?	10M
Q.6)	a)	Compare electronic versus pneumatic transmitters. Explain the 2 wire and 3 wire transmitter.	10M
	b)	Explain the terms rangeability and control valve sizing. A velocity control system has a range of 200 mm/s to 480 mm/s. If the set point is 327 mm/s and the	10M

measured value is 294 mm/s, calculate the error as % of span.

56944

Duration 3 Hours

[Maximum marks 80]

NOTE:-1) Question 1 is **compulsory**

- 2) Solve **any three** from the remaining five questions
- 3) Assume suitable data if necessary.
- 4) Figures to the right indicate full marks
- Q.1. a. State and explain relation between L.T and Z.T

20

- **b**. What are special features of DSP Processor?
- c. Compare BLT and ILT.
- **d**. What do you mean limit cycle oscillations?
- Q.2. a. Explain different windowing techniques in FIR filter design

10

b. Explain Gibb's phenomenon and it's physical interpretation in filter design.

10

Q.3. a. Given the transfer function of the analog filter $(s) = \frac{1}{(s+1)(s+3)}$,

§ 10

- **T=2** second. Design IIR filter using BLT method. Explain the concept of frequency warping.
- **b**. Explain product quantization error with suitable example.

10

Q.4. a. Explain the architecture of TMS32067xx DSP processor.

10

b. Explain different addressing modes of DSP processor.

10

Q.5. a. Compute the 8-point DFT of the sequence using DIT-FFT algorithm

10

$$x(n) = \{0.5, 0.5, 0.5, 0.5, 0, 0, 0, 0\}$$

b. Find the linear convolution of the sequences

10

$$x(n) = \{1, 2, 3, 4\}$$
 and $h(n) = \{1, 1, 1\}$.

Also obtain the same result using circular convolution.

Q.6. a. Explain the significance of VLIW architecture in DSP processor.

10

b. Explain the application of DSP in speech processing.

10

76420

(3Hours) [Total Marks:80] N.B.: (1) Question No. 1 is compulsory. (2) Solve any three questions out of remaining five questions. (3) Figures to the right indicate full marks. (4) Assume suitable data if required. 1. Attempt the following:-20 Draw and explain the static V-I characteristics of SCR. Define the latching and holding current. Explain the principle of operation of single phase voltage controller with R load. (c) What is pulse width modulation? List the various PWM techniques. How do these differ from each other? Explain the principle of operation of Dual Converter. (d) Explain with neat circuit diagram and waveforms the operation of three 2. (a) 10 phase half controlled rectifier with R load. With the help of neat diagram, explain the operation of R-C firing circuit. (b) 10 Also draw and explain the associated waveforms. 3. (a) Explain the operation of single phase, fully controlled bridge converter **10** with RL load. Derive the expression for average load voltage and load current. (b) With the help of neat diagram and associated waveforms discuss the 10 operation of Buck-Boost converter. Explain with neat diagram and waveform the operation of single phase 4. (a) **10** half bridge voltage source inverter with R-L load. Draw and explain the output characteristics of n-channel MOSFET. What 10 (b) ? is the significance of the safe operating area of a power MOSFET? Explain the working of single phase cyclo converter with the help of neat 5. (a) 10 diagram and waveforms. Explain the working of three phase bridge inverter in 180° conduction (b) **10** mode with circuit diagram and associated waveform. Why commutation is required in thyristor circuits? State various **10** 6. (a) commutation techniques used for thyristors. Describe class 'C' commutation with relevant waveforms. With the help of neat structural diagram, explain the operation of GTO. (b) 10 Also explain its switching behaviour.

	(3 Hours)	[Total Marks: 80]
Note:	1.Question 1 is compulsory.	
	2. Solve any three out of remaining .	
	3. Assume suitable data if necessary	
	4.Draw proper diagrams	
010		
_	Solve any four.	
	ompare Biploar, NMOS and CMOS technologies (min three pesign a 2:1 MUX using transmission gates and discuss advar	
	Insmission gate logic.	[05]
	plement $Y = (A.B) + (C.D)$ using Dynamic Logic.	
	ompare Ram and ROM.	[05]
` ′	plain clock generation techniques.	[05]
O.2 (a	a) Sketch and explain the general shape of the Transfer chara	acteristics of NMOS
2. 2 (c	inverter.Compare different types of inverters.	[10]
(b	o) Compare the full scaling model with constant voltage scal	
	emonstrate clearly the effects of scaling on the device densi	V. T. O. V. N. V. O. V. V. V.
	ower consumption and current density of the gates.	[10]
Q.3 (a	a) Implement D flip-flop using Static CMOS. What are other	er design methods for it?
	b) Explain READ and WRITE operation of 6-T SRAM cell	·0 · / v · -
O.4 (a	a)What is ESD protection? Explain with example.	[10]
_	b) Explain Carry Look Ahead adder and it's advantages.	[10]
(
Q.5 (a	a)What are different clock distribution schemes? Explain co	ncept of Global and Local
	clock.	[10]
(b) What are various decoders used in memory structures? Ex	plain any one in detail.
A 2000		[10]
Q.6 . V	Vrite short notes on (any three)	[20]
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	(a) NORA ,Zipper Logic design	
() 12 d	(b) Flash Memory	
5 6 V	(c) CMOS latch-up and its prevention	
	(d) Sense Amplifier	
	. 8 9 4 6 8 4 4 4 8 8 4 4 8 8 9 4 8 9 9 9 9 9 9 9	

77340 Page **1** of **1**

Paper / Subject Code: 37203 / COMPUTER ORGANIZATION

		(3 Hours) (Total Mark	ks:80)
N.B.:	1) Q	uestion No.1 is compulsory.	
	2) At	ttempt any three questions from remaining questions.	
	3) Fi	gures to the right indicate full marks.	
Q1	. (a)	Explain IEEE 754 format for 32 bit numbers	5
	(b)	How does cache memory improve system performance?	5
	(c)	Write short notes on nano programming	5
	(d)	Write short notes on memory hierarchy	5
Q2	. (a)	Explain Booth's algorithm. Solve 6*5 using Booth's algorithm. 5 is multiplier	10
	(b)	Draw the flowchart for restoring division algorithm. Solve $9 \div 4$ using restoring division algorithm	g 10
Q3	. (a)	What is microprogramming? Draw and explain microprogrammed control unit	10
	(b)	Explain hardwired control unit with a neat diagram. Describe clearly the generation of control signals with examples	10
Q4	. (a)	Explain the paging mechanism. State advantages of paging and the importance of the translation lookaside buffer (TLB) in paging.	10
	(b)	Consider a 2-way set associative mapping with block size =16 bytes, cache size=16k main memory size =256k. Design a cache structure and show how the processor address is interpreted	
Q5	. (a)	State the advantages of pipelining. Explain any two types of pipeline hazards and their solutions.	10
	(b)	What is the necessity of a replacement algorithm? Explain how pages are replaced using LRU and LFU algorithms	10
Q6	(a)	Briefly explain programmed I/O, interrupt driven I/O and DMA	10
	(b)	Explain with examples any five addressing modes of IA32 processors	10

77715 Page **1** of **1**

	(2 Hours)	[Total Marks: 40]
N.B.	(1) Question No. 1 is compulsory.	
	(2) Attempt any three questions from remaining five.	
	(3) Each question carries 10 marks.	
1. Ans	swer any five of the following:	
a.	Which are the components of IT Infra?	
b.	What is data mining?	
c.	Differentiate between DBMS and RDBMS.	
d.	Illustrate the four layered reference model for TCP/IP.	
e.	Explain any four top security concerns.	
f.	Explain E-governance framework.	
g.	Explain CIA triangle in brief.	
2		
۷. a.	Define Cabling. Classify cable types and explain in detail.	
b.	Define topology. Explain any 3 common topologies.	
3.		
a.	Explain following IP Addressing Mechanism	5
	i. IP V4-Address System	
	ii. IPV6 Address system	
1	iii. User Datagram Protocol	
b.	Write detailed note on SNMP.	5
4. Wri	te a note on following terms related to IT audit.	10
a.	Information Audit.	
b.	Audit Schedule.	
c.	Audit Plan.	
d.	Audit Preparation.	
e.	Internal Audit.	
5.		
a.	Illustrate Enterprise Resource Planning (ERP) and its need in detail.	5
.00	Write a note on E-Commerce	5
		J
7 07 00	te short notes on any two of the following:	10
	Firewall	
1. 1. 1. 1. 1. 1.	RFID systems.	
	Biometric systems.	
10 Q 2	IP-CCTV.	
e.	End point security.	
	CTAV AU A ATEU ATEU ATEU ATEU	

78885 Page **1** of **1**