## Dt: 10/05/16

# Sub- Basic VELSI D.

## Q.P. Code: 591600

	( 3 Hours)	[ Total Marks :80
N.I	3.: (1) Question No.1 is compulsory. (2) Attempt any three out of remaining. (3) Assume suitable data wherever required.	33.55 20 20
1.	<ul> <li>(a) Draw and explain AND gate using pass transistor logic.</li> <li>(b) Explain drawhack of dynamic CMOS design.</li> <li>(c) Draw and explain manchester carry circuit.</li> <li>(d) What are various programming techniques used for EEPROM is them in short.</li> </ul>	70
2.	<ul><li>(a) Draw 6T SRAM cell and explain it's read and write operation.</li><li>(b) Define scaling? Explain various types of scaling in detail.</li></ul>	10 10
3.	<ul> <li>(a) Explain latch up condition in CMOS in detail. What are remedies to</li> <li>(b) Give and explain the drawback of ripple carry adder. Explain 4 with it's carry equations, logical network using dynamic CMOS</li> </ul>	bit CLA adder 10
4.	(a) Explain how ESD (electrostatic discharge) affect the MOSFET. Ginput protection circuits.	ive and explain 10
	(b) Give and explain interconnect scaling with its width, length, the and capacitances.	ickness 10
5.	(a) Explain various technique of clock generation. Discuss 'H' tree clo (b) Consider a CMOS inverter circuits with following parameters	10
	VDD = 3.3v VTon = 0.6v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu \text{ A/v}^2$ , $\left(\frac{W}{L}\right)_r = 12$ . Calculate the noise margin	•
6.	Write a short note on  (1) Sense ampliter  (2) Barrel shifter  (3) Interconnect parameters	20
	- CASA	


Con.8159-16



(3 Hours)

[ Total Marks:80

- N.B.:(1) Question No. 1 is compulsory.
  - (2) Attempt any three questions out of remaining five questions.
  - (3) Figures to the right indicate full marks.
- 1. (a) Draw and explain dynamic turn on characteristics of SCR
  - (b) What is the need of commutation. Explain the any one method of forced 5 communication.
  - (c) Define and explain performance parameters of controlled rectifier 5
  - (d) Draw and explain boost converter. Derive the relation for output load voltage. 5
  - (a) Draw and explain semi-converter with the help of circuit diagram and 10 waveforms.
  - (b) Draw and explain Buck-Boost converter with the help of circuit diagram 10 and waveforms Derive the relation for load voltage.
- 3. (a) Explain the working of three phase bridge inverter in 120° conduction mode 15 with resistive load. Draw waveforms.
  - (b) Draw the load voltage waveform for the circuit given below.



- (c) draw and explain SOA of power MOSFET.
- (a) A single phase semi converter is operated from 230V, 50Hz ac supply. 10
   The load resistance is 20Ω. The average output voltage is 30% of the max.
   Possible average output voltage. Determine
  - (i) Firing angle
  - (ii) RMS and Average output current
  - (iii) RMS and average thyristor current
  - (b) Explain in brief single phase cyclo-converter with circuit diagram and 5 waveforms.

Turn Over

5

and TRFAC for α = 60° pulse width modulation in invertionics.

It bridge inverter has a resisistive load of R ge Ede = 50V. compute

average output power Po

ne average and peak current of each thyristopy

d explain switching cha. of GTO

and explain snubber circuit. 5 Explain the working of AC full wave control circuit using DIAC-TRIAC. 10 Draw waveforms across load and TRFAC for  $\alpha = 60^{\circ}$ . Derive relation for RMS load voltage.

Explain the multiple pulse width modulation in inverters. Explain the 10 Single phase full bridge inverter has a resisistive load of R = 300 and the 10 dc input voltage Edc = 50V. compute 5

20/5/1

Computer Organisation

### Q.P. Code: 591801

		(3 Hours)	[To	otal Marks : 80
N.I	3. :	<ol> <li>Question No.1 is compulsory.</li> <li>Attempt any Three questions fr</li> <li>All questions carry equal mark</li> <li>Figures to the right indicate full</li> </ol>	S.	is. ABO
1.	(b) (c)	Explain single and double precision representation. Write in brief on nano-programming. Draw Register structure of IA-32' fam Explain SIMD computer organization	ily.	
2.		Explain performance measure of consimprove the performance of the system. What is microprogramming? Draw and unit.	m. 25°	
3.		Explain sequence counter method of in What is LRU Algorithm? Find the page FIFO and LRU page replacement po 6 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 5 0	e fault for the following ficies for the page add	string using 10 lress stream
4.	(a)	What are the different cache mapping Consider a cache consisting of 128 b of 2048 (2k) words and assume that t a 16 bit address and it consists of 4k l each of the TAG, BLOCK/SET and W	techniques? locks of 16 words each he main memory is add blocks. How many bits	10, for a total dressable by are there in
	(b)	Explain in brief about various DMA t	ransfer modes.	10
5.	(a)	Explain Address translation with respe- use of Translation Look aside Buffer	ct to virtual memory. He (TLB).	ence explain 10
	(b) (c)	Compare RISC and CISC architectur Write anote on addressing modes of	es.	5
6.		Explain data hazard and code hazard minimize the hazards.	in pipelining. Mention	solutions to 10
3	(b)	What is bus contention? How is it resolv various bus arbitration methods.	ved by using bus arbitrati	ion? Explain 10



II-EL DSPP

O.P. Code: 592000

[Total Marks: 80 (3 Hours) N.B.: (1) Question No. 1 is compulsory. (2) Attempt any three questions from remaining questions. (3) Assume suitable data wherever necessary. 1. (a) Explain Quantization and effects of truncation and rounding. (b) Compare Butterworth and Chebyshev filters. (c) What is DTFS. Find DTFS of  $x(n) = \{0,1,2,3\}$  with period, N = 4. Explain the concept of Pipelining in Digital Signal Processors: 10 2. (a) If X(n) = n+1 and N = 8, Find X(k) using DIF-FFT algorithm. (b) Given X (k) =  $\{20, -5.828 - j2.414, 0, -0.172 - j 0.414, 0, -0.172 + j 0.414, 0, -0.172 - j 0.414, 0, -0.172$ 10 - 5.828+ j2.414} Find the sequence x(n) using Inverse FFT algorithm. Design a Butterworth digital IIR Lowpass fifter using Impulse Invariant 10 3. (a) transformation method for the following specifications.  $0.707 \le |H(e^{iw})| \le 1.0 \text{ for } 0 \le w \le 0.3\pi$  $|H(e^{iw})| \le 0.2 \text{ for } 0.75\pi \le w \le \pi$ (b) Write down design steps for FIR filter using window techniques. Compare 4. (a) A discrete time system has a tansfer function 10  $H(z) = \frac{1}{1 - 0.8z^{-1} + 0.12z^{-2}}$ A four bit processor is used in which MSB represents sign bit and remaining 3 bits store quantized co-efficients. (i) What is the effect of quantization on pole location if direct form II is used for relization. If cascade form is used for relization, then what is the change in the pole values after quantization. In which case (direct form II or Cascade) the shift from the actual pole location due to quantization is less? 10 Explain the following terms. Zero input limit cycle (ii) Dead band Truncation (iii) Rounding (iv)

on Architecture, Harvard Architecture e in details. How architecture of advanced, ent from medified Harvard architecture. Architecture in detail.

on phenomenon catious of Digital Signal Processors in Biomedical and Audiquency Transformation in IIR filters. Explain Von-Neumann Architecture, Harvard Architecture and modified
Harvard architecture in details. How architecture of advanced Digital signal
processor is different from modified Harvard architecture.
Explain VLIW Architecture in detail.

e short notes on

1) Gibb's phenomenon

2) Applications of Page 1997

1) Positive Page 2007

1) Positive Page 2007

10 Positive Page 2007

11 Positive Page 2007

12 Positive Page 2007

13 Positive Page 2007

14 Positive Page 2007

15 Positive Page 2007

16 Positive Page 2007

17 Positive Page 2007

18 Positive Page 2007

19 Positive Page 2007

10 Positi (a) Explain Von-Neumann Architecture, Harvard Architecture and modified

T.E. SIMITICOBOS) ELTA.
MITM

·7/8/16

Q. P. Code: 592100

#### (2 Hours)

#### Total Marks-40

No	te:		
	i.	Q.1 is compulsory	
	ii.	Attempt any three questions from remaining five.	,
	iii.	Each question carries 10 marks.	1
1.	Ansv	Q.1 is compulsory Attempt any three questions from remaining five. Each question carries 10 marks.  Wer any five.  Write any four top security concerns. Define OSI layers. Write a small note on E-business. What is search engine? Explain network management. What is data mining? Which are the components of IT Infra?  Define topology. Explain any three common topologies. Define cabling. Classify cable types and explain in detail.	
	a. V	Write any four top security concerns.	2
	<b>b.</b> I	Define OSI layers.	2
	c. V	Write a small note on E-business.	2
	d. \	What is search engine?	2
	e. I	Explain network management.	2
	f. ~ \	What is data mining?	2
	g. Y	Which are the components of IT Infra?	2
	*	· · · · · · · · · · · · · · · · · · ·	
2.			
		Define topology. Explain any three common topologies.	5
	<b>b.</b> 1	Define cabling. Classify cable types and explain in detail.	5
3.			
	a.	Explain open source software with examples.	5
	b.	Write a detailed note on firewall.	5
4.		Write a detailed note on firewall.	
		explain the benefits of intranet	5
	b.	State the types of network. How is optical network different from wired network?	5
5.		S	
	a.	Discuss the TCP/IP stack. Also list the various functions of the internet protocol	.5
	b.	Explain the following terms related to storage.	5
		i) Online storage	
		ii) Near line storage	
		iii) Offline storage	
6.	Wr	ite a note on following terms related to IT audit.	1(
	i)	Information audit.	
	ii)	Audit schedule	
	(iji	Audit plan	

AND TO TO BOTH AND SHAME A

Audit preparation Internal audit.



## Sub ! AIS

QP Code: 591702

(3 Hours) [Total Marks: 80 N.B. (1) Question No.1 is compulsory. (2) Attempt any three questions from remaining five quesitons. (3) Assume suitable data if necessary. (4) Figures to the right indicate full marks. 1. (a) With neat block diagram, explain the working of multichannel data acquisition system. 10 Why converters are required? Explain electrical to pneumatic converter. 10 2. (a) Draw and explain single and double acting actuators. 10 (b) Explain the installation procedure of control valve. 10 Explain the working of smart transmitters. Highlight the Features of smart transmitter. 10 With neat diagram, explain the cascade of PID controller. 10 4. (a) Compare electrical, pneumatic and hydraulic actuators. 10 (b) Draw and explain inherent and installed characteristics of control valves. 10 With neat diagram, explain the instrument air system. 10 Explain the working of electronic PP transmitter. 10 10 6. (a) Explain process reaction quive method and ZN method of PID tuning. 10 (b) With neat diagram, explain speed control circuit for hydraulic actuator.

