TE- VI - ETRX - CBSGS. Digital Signal Powcessing & Powcessors. Dec-2015

Q.P. Code : **6432**

	(3 Hours)	[Total Marks :	: 80 a
	N.B.: (1) Question No.1 is compulsory.(2) Answer any three questions from remaining five quest(3) All questions carry equal marks.	ion.	
1. (a)	mapping of poles from s-plane to z-plane.	65 -	5
(b	Find the number of computations required to compute 32 point direct calculation and by using FFT algorithm. Also find the complexity.	DFT using	5
(c)	Compare DSP processor and microprocessor.		
(d)	Compare fixed point arithmetic and floating point withmetic.		5
	, and nothing point attitudence		5
2. (a)	$x(n) = \{1, 2, 3, 4, 4, 3, 2, 1\}$		10
. (b)	Compute the circular convolution of the sequences using DF	Γ, and IDFT	10
-	approach. $x_1(n) \{1, 2, 0\}$ $x_2(n) = \{2, 2, 1, 1\}$		
3. (a)	Design a Low pass FIR filter with 11 coefficients for the specifications. Passband frequency edge = 0.25KHz and frequency = 1 KHz Use rectangular window in the design.	following sampling	10
(b)	Explain frequency sampling method of designing FIR filter.		10
1. (a)	75Hz and sampling frequency of 200 Hz, for a given normalized	frequency zed second	10
<i>(</i> 1.)	order filter having transfer function $H(S) = \frac{S^2 + 1}{S^2 + S + 1}$		
(b)	Design a Butterworth lowpass filter to meet the following spec Passband gain = 0.89	ifications.	10
(Passband frequency edge = 30Hz		
ويستري	Attenuation = 0.20		
\sim \sim	Stopband edge = $75Hz$		ž
100	·		

Q.P. Code: 6432

5. (a) (b)	Explain with neat diagram architecture of TMS320C67XX DSP processor. Explain the applications of the DSP processor in following fields. (i) Radar signal processing (ii) Speech recognition.	10
6. (a)	Draw the quantization noise model for second order system.	10
(b)	 H(z) = 1/(1-2r cos θz⁻¹ + r²z⁻² find the steady state output noise variance. Explain the following terms. (i) Dead band (ii) Limit cycle oscillations (iii) Addressing modes of TMS320C67. 	3 3 4

MD-Con. 11284-15

Power Electornics - I

Dec-2015

QP Code: 6390


(3 Hours)

[Total Marks: 80

- N. B.: (1) Question No. 1 is compulsory.
 - (2) Solve any three questions out of remaining five questions.
 - (3) Figures to the right indicate full marks.
- 1. (a) Draw and explaian gate characteristics of SCR.

5

- (b) Differentiate between symmetrical IGBT and asymmetrical IGBT
- 5
- (c) Draw output voltage waveform for the circuit given below. Draw waveform with scale.



(d) Explain in brief why harmonic neutrilisation is necessary in the output of inverter.

(a) Explain the working of dual converter with all far avadronts of operation. Draw circuit diagram and waveforms.

10

(b) Draw and explain of working of buck boost converter with the help of circuit diagram and waveforms. Derive the relation for output voltage.

10

(a) Explain three phase bridge inverter with 120° conduction mode. Draw circuit diagram and waveforms.

10

(b) With the help of circuit diagram and waveforms explain bi-directional AC control circuit using TRAC & DIAC.

10 .

(a) Explain semiconverter circuit for the conversion of AC to DC. Draw 4. waveforms for $\alpha = 60^{\circ}$. Explain how it eliminates the need of prewheeling diode in case of R-L Load to increase the power factor.

10

(b) Explain class D commutation circuit with the help of circuit diagram and waveforms.

10

TURN OVER

			5
5.	(a)	Explain in detail SOA of MOSFET. Explain multiple pulse width modulation to control the output of inverter	10
		with sine wave as a reference signal. What do you understand by cycloconverter. Draw single phase What do you understand by cycloconverter. Draw single phase	5
	(c)	What do you understand by cycloconverter cycloconverter with circuit diagram and waveforms.	
		•	10
6.		Draw and explain three phase fully controlled bridge rectifier with R load in contineous mode. Derive the relation for output voltage.	10
	(h)		10
	(0)	· · · · · · · · · · · · · · · · · · ·	
		of the maximum possible average output vottage.	
		(i) Firing angle	
		(ii) RMS and average output current	
		(iii) RMS and average thysistor current.	

TE-UI-ETRX-CBSGIS.
Computer Organization.
Nov-De C'2015. QP Code: 6348

[Total Marks: 80]

						(3 F	Iours)				L	
N.B.	: (1) Questic	on No. 1	is com	pulsory	·	•					
	(2) Attemp	ot any th	ree que	stions f	rom ren	naining	questio	กร			
	(2) Ali que	stions c	carry eq	ual mar	ks.		140000				
•	(3) Figures	to the	right ind	licate fi	ıll mark	s.					
Q1.												
~	a)	What is	s paralle	el proce	esina?							
	b)	Write s	hort no	te on na	nontoc nontoc	rammin	~					
	င်	Compa	re RISC	and Cl	SC ma	chinec	g.					
	d)	What is	effect	of multi	ala det	ommes.	: a+.	r.				
	,		, OIICOL	Or Hitti	pie dan	a pauis .	m desig	n or pro	cessor.	•		
Q2.		•										
	a)	Explain	Booth	s Algor	ithm . S	Solve (+7) * <i>(-1</i>	ร์) บรเกอ	Rooth'	'a Alam	ri+h-no	
	b)	Compa	re Hard	wired co	ontrol u	nit and	Micron	rooram:	ned cor	a rugo. utvol un	:+ [[[]]]]	
00				•				. ogramm	1100 001	mioi mi	lt.	
Q3.												
	a)(Consider	main m	emory	size as t	hree pa	ges . Fo	llowing	g page a	ddress	trace is	generated
	,	by execu	non or a	a progra	ım							
7	2	3	2	2	1	5	А	2.	2	•	•	
	4	4	2	-	*	J	7	4	3	1	2	4
	Ass	sume ma	in mem	ory is c	leared i	nitially.	Find pa	age hit 1	atio by			

Q4.

a) Explain Cache memory and describe Cache mapping techniques.

b) What is bus arbitration? What are different methods to resolve bus arbitration.

3) LFU replacement policies.

Q5.

a)Explain advantages of interrupt driven I/O over polling. Explain interrupt driven I/O access with one example.

b) Draw and explain microprogrammed control unit for multiplier.

Q6. Write short note on any four

a. Pipeline Hazards.

b. Memory Hierarchy

c. Restoring Division algorithm.

2) LRU

b) Explain IA-32 architecture in detail.

d. 8085 addressing modes

e. Arithmetic Instructions in IA-32 architecture.

		F	,

TE- VI - ETRX - CBSG1S-Advanced Instrumentation System. Nov-Dec 2015.

QP Code; **6305**

26/11/15

0

			(3 Hours)	[Total Marks: 80)
<i>N</i>	В.:	 Question No. 1 is comput Attempt any three question Assume suitable data if recomputed Figures to the right indicates 	ons from remaining fiv	e questions.	
1.	(a)	What is need of tuning of PID method for tuning of PID con		ocess reaction curve 10)
((b)	With neat diagram, explain w	orking of telemetry sys	stem. 16)
2.	(a)	Explain installed and inheren	t characteristics of con	troi valves. 10)
	(b)	Explain construction and wor	king of single and dou	ble acting actuators. 10)
3.	(a)	Compare conventional and sn	nart transmitters.	1()
	(b)	With neat block diagram, exp converter.	lain the working of ele	ectrical to pneumatic 10)
4.	(a)	Explain the working of electr	onic DP transmitter.	10)
	(b)		n. Explain any two app	olications of flapper- 10)
5	(a)	Explain the installation proce	dure of control valve.	1(0
(.	(b)			controller.	0
6.	(a)	What is necessity of valve po in detail.	sitioner? Explain any	one valve positioner 16	0
	(b)	With neat diagram, explain th	ie instrument air syster	n. 10	0



19/11/15

TE-VI - ETRX-CBSGIS. Bousic VLSI Design Nov-Dec 2015

QP Code: 6263

(3 Hours)

[Total Marks: 80

N.B.	:	 Question No.1 is compulsory. Attempt any three out of remaining. Assume suitable data wherever required. 	
1.	(a) (b) (c) (d)	Explain latchup in CMOS inverter.	20
2.	(a)	Draw CLA (carry lookahead adder) carry chain using. (i) Static CMOS logic (ii) Dynamic CMOS logic (iii) Pseudo NMOS logic	10
	(b)		10
3.	(a)	Explain clock generation networks and distribution networks used in VLSI circuits.	10
	(b)		10
4.	(a)	Implement 4x4 barrel shifter using transmission gate. Explain various operation using the same.	10
	(b)		10
5	(a)	What are the drawbacks of dynamic CMOS logic. Show the modification in dynamic CMOS logic to over come it's drawback.	10
	(b)		10
6.	(a) (b)	rite short notes on. Interconnect scaling Cross talk Array multiplier	20

