

Program: BE Electronics Engineering
Curriculum Scheme: Revised 2012 (CBSGS)
Examination: Second Year Semester IV

Course Code: EXC403 Course Name: Microprocessor and Peripherals.

Time: 1 hour

Max. Marks: 50

Note:

1. All Questions are compulsory and carry equal marks.
2. Assume suitable data wherever necessary.

| | |
|-----------|--|
| Q1. | The ----- is 16 bit Microprocessor |
| Option A: | 8085 |
| Option B: | 8086 |
| Option C: | 8087 |
| Option D: | 8080 |
| | |
| Q2. | In 8086 microprocessor ,the address bus is -----bit wide |
| Option A: | 16 |
| Option B: | 20 |
| Option C: | 30 |
| Option D: | 8 |
| | |
| Q3. | OF bit of flag register is called as----- |
| Option A: | Carry flag |
| Option B: | Overflow flag |
| Option C: | Trap flag |
| Option D: | Parity flag |
| | |
| Q4. | BIU of 8086 contains ----- byte Queue Register |
| Option A: | 4 |
| Option B: | 6 |
| Option C: | 5 |
| Option D: | 8 |
| | |
| Q5. | -----instruction translates a byte from one code to another code |
| Option A: | XLAT |
| Option B: | XCHG |
| Option C: | POP |
| Option D: | PUSH |
| | |
| Q6. | If $MN/\overline{MX}=1$ then 8086 is operated in ----- mode |
| Option A: | Minimum |
| Option B: | Maximum |

| | |
|-----------|--|
| Option C: | Multiprocessor |
| Option D: | Single |
| | |
| Q7. | ----- destination ,instruction inverts each bit of destination . |
| Option A: | NOT |
| Option B: | NOR |
| Option C: | AND |
| Option D: | OR |
| | |
| Q8. | Feature of fetching the next instruction while the current instruction is executing is called _____ |
| Option A: | Fetching |
| Option B: | Pipelining |
| Option C: | Execution |
| Option D: | Decoding |
| | |
| Q9. | The contents of different registers are given below. AX = 1000H, BX = 2000H, SI = 3000H, DI = 4000H, BP = 5000H, SP = 6000H, CS = 0000H, DS = 1000H, SS = 2000H, IP = 7000H. Calculate physical address for MOV AX, [5000H]. |
| Option A: | 5000H |
| Option B: | 15000H |
| Option C: | 2000H |
| Option D: | 35000H |
| | |
| Q10. | What is opcode? |
| Option A: | The instruction that is to be executed |
| Option B: | The value in which an operation acts upon |
| Option C: | A mnemonic that defines a data size |
| Option D: | The compiled assembly code |
| | |
| Q11. | A machine cycle refers to |
| Option A: | fetching an instruction |
| Option B: | clock speed |
| Option C: | fetching, decoding and executing an instruction |
| Option D: | executing an instruction |
| | |
| Q12. | What is the maximum size of each memory segment in 8086? |
| Option A: | 64 kbyte |
| Option B: | 32 kbyte |
| Option C: | 60 kbyte |
| Option D: | 8 kbyte |
| | |
| Q13. | The instruction MOV AX,2020H is an example of -----addressing mode |

| | |
|-----------|---|
| Option A: | Register |
| Option B: | Immediate |
| Option C: | Based indexed |
| Option D: | Direct |
| | |
| Q14. | ALU of 8085 microprocessor consists of- |
| Option A: | Accumulator, arithmetic, logic circuits and five flags |
| Option B: | Accumulator, arithmetic and logic circuits |
| Option C: | Accumulator, temporary register, arithmetic, logic circuits and five flags |
| Option D: | Accumulator, temporary register, arithmetic and logic circuits |
| | |
| Q15. | Register pair of 8085 used to indicate memory----- |
| Option A: | B and C |
| Option B: | D and E |
| Option C: | H and L |
| Option D: | W and Z |
| | |
| Q16. | The directive that marks the end of an assembly language program is----- |
| Option A: | ENDS |
| Option B: | END |
| Option C: | ENDP |
| Option D: | ENDM |
| | |
| Q17. | When the instruction FINIT of 8087 performs its function, then the TAG status is |
| Option A: | set |
| Option B: | empty |
| Option C: | reset |
| Option D: | zero |
| | |
| Q18. | In BSR mode of 8255 , only port C can be used to |
| Option A: | set individual ports |
| Option B: | reset individual ports |
| Option C: | set and reset individual ports |
| Option D: | programmable I/O ports |
| | |
| Q19. | Example of an external interrupt is----- |
| Option A: | divide by zero interrupt |
| Option B: | keyboard interrupt |
| Option C: | overflow interrupt |
| Option D: | type2 interrupt |
| | |
| Q20. | The processor that asks for bus access or may itself fetch the instructions and execute them is |
| Option A: | microprocessor |
| Option B: | coprocessor |
| Option C: | independent processor |

| | |
|-----------|---|
| Option D: | coprocessor and independent processor |
| | |
| Q.21 | To indicate the completion of task allocated in a closely (tightly) coupled system, the microprocessor uses |
| Option A: | status bit in memory |
| Option B: | interrupts the host |
| Option C: | status bit in memory or interrupts the host |
| Option D: | clock pulse |
| | |
| Q.22 | Which of the following is not a machine controlled instruction? |
| Option A: | HLT |
| Option B: | CLC |
| Option C: | LOCK |
| Option D: | ESC |
| | |
| Q.23 | In PUSH instruction, after each execution of the instruction, the stack pointer is --- |
| Option A: | incremented by 1 |
| Option B: | decremented by 1 |
| Option C: | incremented by 2 |
| Option D: | decremented by 2 |
| | |
| Q.24 | The _____ address of a memory is a 20 bit address for the 8086 microprocessor. |
| Option A: | Physical |
| Option B: | Logical |
| Option C: | Both |
| Option D: | Base |
| | |
| Q.25 | Which of the following is a 16-bit register of 8086? |
| Option A: | AL |
| Option B: | AX |
| Option C: | BL |
| Option D: | CL |
| | |